

United States Patent and Trademark Office



PPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/751,377		12/29/2000	Anthony X. Jarvis	00-BN-055 (STMI01-00055)		
30425	7590	12/11/2003		EXAMI		
		ONICS, INC.	O'BRIEN, BARRY J			
MAIL STATION 2346 1310 ELECTRONICS DRIVE CARROLLTON, TX 75006				ART UNIT	PAPER NUMBER	
				2183	+	
				DATE MAILED: 12/11/2003	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

`		
	Application No.	Applicant(s)
Office Action Summan	09/751,377	JARVIS, ANTHONY X.
Office Action Summary	Examiner	Art Unit
TI MANUNO DATE CHI	Barry J. O'Brien	2183
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period was - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 12/25 2a) This action is FINAL. 2b) This action is FINAL. 2b) This action of Claims 3) Since this application is in condition for allowary closed in accordance with the practice under Exposition of Claims 4) Claim(s) 1-20 is/are pending in the application and Of the above claim(s) is/are withdrawas is/are allowed. 6) Claim(s) 1-20 is/are rejected.	B6(a). In no event, however, may a reply be tind within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE date of this communication, even if timely filed by the communication of this communication, even if timely filed by the communication of this communication, even if timely filed by the communication of the communication	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133). I, may reduce any DSECUTION as to the merits is
7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or Application Papers	r election requirement.	
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the l drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. §§ 119 and 120		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domesti since a specific reference was included in the first 37 CFR 1.78. a) The translation of the foreign language pro 14) Acknowledgment is made of a claim for domesti reference was included in the first sentence of the	s have been received. s have been received in Application in the certified copies not received priority under 35 U.S.C. § 1190 st sentence of the specification of the certified copies not received priority under 35 U.S.C. § 1200 evisional application has been received priority under 35 U.S.C. §§ 1200 evisional application has been received priority under 35 U.S.C. §§ 1200 evisional application has been received application application has been received application has been received application application application application has been received application	ed in this National Stage ed. e) (to a provisional application) r in an Application Data Sheet. eived. and/or 121 since a specific
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4 U.S. Patent and Trademark Office	5) Notice of Informal F . 6) Other:	(PTO-413) Paper No(s) Patent Application (PTO-152)
PTOL-326 (Rev. 11-03) Office Ac	tion Summary	Part of Paper No. 5

Art Unit: 2183

Page 2

DETAILED ACTION

1. Claims 1-20 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed on record in the file: Declaration Fee as received on 4/16/2001 and IDS as received on 7/16/2002.

Specification

3. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

- 4. Claim 11 is objected to because of the following informalities:
 - Regarding claim 11, please arrange the claimed elements in a logical order.

 Specifically, the indented features of the "data processor" should be located under the element "data processor", rather than under the element "a plurality of memory-mapped peripheral circuits".

Appropriate correction is required.

Art Unit: 2183

Claim Rejections - 35 USC § 102

Page 3

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Nakanishi, U.S. Patent No. 5,805,852.
- 7. Regarding claim 1, Nakanishi has taught a data processor comprising:
 - a. An instruction execution pipeline comprising:
 - i. A read stage ("MEM" stage, see Col.9 lines 13-23),
 - ii. A write stage ("WB" stage, see Col.9 lines 13-23),
 - iii. A first execution stage ("EX" stage, see Col.9 lines 13-23) comprising E execution units capable of producing data results from data operands (see "EX" stages of 7-1 through 7-4 of Fig. 1, and Col. 10 lines 1-5),
 - b. A register file (5 of Fig. 1) comprising a plurality of data registers, each of said data registers capable of being read by said read stage of said instruction pipeline (see Col.9 lines 53-56) via at least one of R read ports of said register file (see Col.9 lines 5-9) and each of said data registers capable of being written by said write stage of said instruction pipeline (see Col.9 lines 61-64) via at least one of W write ports of said register file (see Col.9 lines 5-9),

Art Unit: 2183

C. Bypass circuitry capable of receiving data results from output channels of source devices in at least one of said write stage and said first execution stage, said bypass circuitry comprising a first plurality of bypass tri-state line drivers having input channels coupled to first output channels of a first plurality of said source devices and tri-state output channels coupled to a first common read data channel in said read stage (see Fig.3, Col.10 lines 61-67 and Col.11 lines 16-32).

- 8. Regarding claim 2, Nakanishi has taught the data processor as set forth in claim 1 above, wherein said bypass circuitry further comprises a second plurality of bypass tri-state line drivers having input channels coupled to said first output channels of said first plurality of said source devices and tri-state output channels coupled to a second common read data channel in said read stage (see Fig.3, Col.10 lines 61-67 and Col.11 lines 16-32).
- 9. Regarding claim 3, Nakanishi has taught the data processor as set forth in claim 2 above, further comprising a first register file tri-state line driver having an input channel coupled to a first one of said R read ports and an output channel coupled to said first common read data channel in said read stage (see Fig.3, and Col.10 lines 48-60).
- 10. Regarding claim 4, Nakanishi has taught the data processor as set forth in claim 3 above, further comprising a second register file tri-state line driver having an input channel coupled to a second one of said R read ports and an output channel coupled to said second common read data channel in said read stage (see Fig.3, and Col.10 lines 48-60).
- 11. Regarding claim 5, Nakanishi has taught the data processor as set forth in claim 4 above. further comprising a first multiplexer having a first input channel coupled to said first common read data channel and an output channel coupled to a first operand channel of a first execution

Art Unit: 2183

Page 5

unit in said first execution stage (see Fig.3 and Col. 10 lines 11-60). Here, the tri-state network of Fig.3 performs the same function as the multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.

- Regarding claim 6, Nakanishi has taught the data processor as set forth in claim 5 above, further comprising a second multiplexer having a first input channel coupled to said second common read data channel and an output channel coupled to a second operand channel of said first execution unit in said first execution stage (see Fig.3 and Col. 10 lines 11-60). Here, the tristate network of Fig.3 performs the same function as the multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- Regarding claim 7, Nakanishi has taught the data processor as set forth in claim 6 above, wherein said bypass circuitry comprises a first bypass channel coupling an output channel of said first execution unit to a second input channel of said first multiplexer (see Fig.3 and Col.10 lines 11-60). Again, here the tri-state network of Fig.3 performs the same function as a multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- Regarding claim 8, Nakanishi has taught the data processor as set forth in claim 7 above, wherein said first bypass channel couples said output channel of said first execution unit to a second input channel of said second multiplexer (see Fig.3 and Col.10 lines 11-60). Again, here the tri-state network of Fig.3 performs the same function as multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- 15. Regarding claim 9, Nakanishi has taught the data processor as set forth in claim 8 above, wherein said bypass circuitry further comprises a second bypass channel coupling an output

Art Unit: 2183

channel of a second execution unit in said first execution stage to a third input channel of said first multiplexer (see Fig.3 and Col.10 lines 11-60). Here, Fig.3 shows the multiple execution units in the execution stage that are also bypassed back through the tri-state network, which performs the same function as multiple multiplexers. Also, Col.10 lines 11-60 has taught each execution unit in the EX stage allowing data to be bypassed to each of the other execution units in the EX stage via the tri-state network, thus creating the a multiplexed data path from a second execution unit to a first execution unit as claimed.

Regarding claim 10, Nakanishi has taught the data processor as set forth in claim 9 16. above, wherein said second bypass channel couples said output channel of said second execution unit to a third input channel of said second multiplexer (see Fig. 3 and Col. 10 lines 11-60). Here, Fig.3 shows the multiple execution units in the execution stage that are also bypassed back through the tri-state network, which performs the same function as multiple multiplexers. Also, Col 10 lines 11-60 has taught each execution unit in the EX stage allowing data to be bypassed to each of the other execution units in the EX stage via the tri-state network, thus creating the a multiplexed data path from a second execution unit to a first execution unit as claimed.

Claim Rejections - 35 USC § 103

- 17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 7

Application/Control Number: 09/751,377

Art Unit: 2183

18. Claims 11-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakanishi, U.S. Patent No. 5,805,852, in further view of Ferris, III et al., U.S. Patent No. 4,591,973.

- 19. Regarding claims 11, Nakanishi has taught a processing system comprising:
 - a. A data processor (see Fig. 1),
 - b. A memory coupled to said data processor (1 of Fig. 1),
 - c. Wherein said data processor comprises:
 - I. An instruction execution pipeline comprising:
 - i. A read stage ("MEM" stage, see Col.9 lines 13-23),
 - ii. A write stage ("WB" stage, see Col.9 lines 13-23),
 - iii. A first execution stage ("EX" stage, see Col.9 lines 13-23)

 comprising E execution units capable of producing data results

 from data operands (see "EX" stages of 7-1 through 7-4 of Fig.1,
 and Col.10 lines 1-5),
 - II. A register file (5 of Fig. 1) comprising a plurality of data registers, each of said data registers capable of being read by said read stage of said instruction pipeline (see Col.9 lines 53-56) via at least one of R read ports of said register file (see Col.9 lines 5-9) and each of said data registers capable of being written by said write stage of said instruction pipeline (see Col.9 lines 61-64) via at least one of W write ports of said register file (see Col.9 lines 5-9),
 - III. Bypass circuitry capable of receiving data results from output channels of source devices in at least one of said write stage and said first execution

Art Unit: 2183

stage, said bypass circuitry comprising a first plurality of bypass tristate line drivers having input channels coupled to first output channels of a first plurality of said source devices and tristate output channels coupled to a first common read data channel in said read stage (see Fig.3, Col.10 lines 61-67 and Col.11 lines 16-32).

- 20. Nakanishi has not explicitly taught a plurality of memory-mapped peripheral circuits coupled to said data processor for performing selected functions in association with said data processor.
- However, Ferris has taught a plurality of memory-mapped peripheral circuits coupled to a data processor (see Fig. 1, Col. 1 lines 43-52, and Col. 3 lines 3-19) in order to decrease the burden on the main processor and provide greater throughput and performance (see Col. 1 lines 21-31). One of ordinary skill in the art would have recognized that increasing the performance of microprocessor systems is a primary goal of their designers. Therefore, one of ordinary skill in the art would have found it obvious to modify Nakanishi to include a plurality of memory-mapped peripheral circuits in order to increase the performance of the processor (see Col. 1 lines 21-31).
- Regarding claim 12, Nakanishi has taught the processing system as set forth in claim 11 above, wherein said bypass circuitry further comprises a second plurality of bypass tristate line drivers having input channels coupled to said first output channels of said first plurality of said source devices and tristate output channels coupled to a second common read data channel in said read stage (see Fig.3, Col.10 lines 61-67 and Col.11 lines 16-32).

Art Unit: 2183

23. Regarding claim 13, Nakanishi has taught the processing system as set forth in claim 12 above, further comprising a first register file tristate line driver having an input channel coupled to a first one of said R read ports and an output channel coupled to said first common read data channel in said read stage (see Fig.3, and Col.10 lines 48-60).

- 24. Regarding claim 14, Nakanishi has taught the processing system as set forth in claim 13 above, further comprising a second register file tristate line driver having an input channel coupled to a second one of said R read ports and an output channel coupled to said second common read data channel in said read stage (see Fig.3, and Col.10 lines 48-60).
- 25. Regarding claim 15, Nakanishi has taught the processing system as set forth in claim 14 above, further comprising a first multiplexer having a first input channel coupled to said first common read data channel and an output channel coupled to a first operand channel of a first execution unit in said first execution stage (see Fig.3 and Col. 10 lines 11-60). Here, the tri-state network of Fig.3 performs the same function as the multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- Regarding claim 16, Nakanishi has taught the processing system as set forth in claim 15 above, further comprising a second multiplexer having a first input channel coupled to said second common read data channel and an output channel coupled to a second operand channel of said first execution unit in said first execution stage (see Fig.3 and Col. 10 lines 11-60). Here, the tri-state network of Fig.3 performs the same function as the multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- 27. Regarding claim 17, Nakanishi has taught the processing system as set forth in claim 16 above, wherein said bypass circuitry comprises a first bypass channel coupling an output channel

Art Unit: 2183

of said first execution unit to a second input channel of said first multiplexer (see Fig.3 and Col.10 lines 11-60). Again, here the tri-state network of Fig.3 performs the same function as a multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.

- Regarding claim 18, Nakanishi has taught the processing system as set forth in claim 17 above, wherein said first bypass channel couples said output channel of said first execution unit to a second input channel of said second multiplexer (see Fig.3 and Col.10 lines 11-60). Again, here the tri-state network of Fig.3 performs the same function as multiplexer, choosing between data being input from the register file and data bypassed from the EX or MEM stages.
- 29. Regarding claim 19, Nakanishi has taught the processing system as set forth in claim 18 above, wherein said bypass circuitry further comprises a second bypass channel coupling an output channel of a second execution unit in said first execution stage to a third input channel of said first multiplexer (see Fig.3 and Col.10 lines 11-60). Here, Fig.3 shows the multiple execution units in the execution stage that are also bypassed back through the tri-state network, which performs the same function as multiple multiplexers. Also, Col.10 lines 11-60 has taught each execution unit in the EX stage allowing data to be bypassed to each of the other execution units in the EX stage via the tri-state network, thus creating the a multiplexed data path from a second execution unit to a first execution unit as claimed.
- 30. Regarding claim 20, Nakanishi has taught the processing system as set forth in claim 19 above, wherein said second bypass channel couples said output channel of said second execution unit to a third input channel of said second multiplexer (see Fig.3 and Col.10 lines 11-60). Here, Fig.3 shows the multiple execution units in the execution stage that are also bypassed back

Art Unit: 2183

through the tri-state network, which performs the same function as multiple multiplexers. Also, Col.10 lines 11-60 has taught each execution unit in the EX stage allowing data to be bypassed to each of the other execution units in the EX stage via the tri-state network, thus creating the a multiplexed data path from a second execution unit to a first execution unit as claimed.

Conclusion

- 31. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).
- Wechsler, U.S. Patent No. 5,764,943, has taught a processor which allows the results of an execution stage to be bypassed to the read stage of a subsequent instruction on a tri-state bus.
- 33. Kawasaki, U.S. Patent No. 5,467,476, has taught a processor which has bypass circuitry for transferring the result of an execution between multiple execution pipelines without being written to the register file.
- 34. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Barry J. O'Brien whose telephone number is (703) 305-5864. The examiner can normally be reached on Mon.-Fri. 7am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Art Unit: 2183

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

> Barry J. O'Brien Examiner Art Unit 2183

BJO 12/5/2003

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100